1		
2		
2 3		
4	•	
4 5 6		*
6		
7		
8		
9		
10		
11		
12		
13 ¹		
14		
15		
16		
17		
18		
19		
20		
21		
22		
23		
24		
25		
26		
27		
28		
29		
30		

۱.	A microcontroller, comprising:
	a circuit comprising at least one of an analog circuit and a digital circuit;
	a wirebond pad;
	a processor:

a switching circuit that selectively connects the circuit to the wirebond pad under control of the processor.

- 2. The apparatus according to claim 1, wherein the analog circuit comprises a configurable analog circuit block.
- 3. The apparatus according to claim 1, wherein the digital circuit comprises a configurable digital circuit block.
- 4. The apparatus according to claim 1, wherein the analog circuit comprises an analog input and an analog output and wherein the switching circuit selectively connects one of the analog input and the analog output to the wirebond pad under control of the processor.
- 5. The apparatus according to claim 1, wherein the digital circuit comprises a digital input and a digital output and wherein the switching circuit selectively connects one of the digital input and the digital output to the wirebond pad under control of the processor.
- 6. The apparatus according to claim 1, wherein the analog circuit comprises an analog input and an analog output and wherein the digital circuit comprises a digital input and a digital output and wherein the switching circuit selectively connects at least one of the analog input, the analog output, the digital input and the digital output to the wirebond pad under control of the processor.

1
2
3
4
5
6
7
8
9
10
11
12
13
140
15
16
17=
18
19
20
21
22
23
24
25
26
27
28
29

30

- 7. The apparatus according to claim 6, wherein the switching circuit comprises a tristate analog buffer amplifier coupling the analog output to the wirebond pad, and wherein the analog output is switched by tristate control of the tristate analog buffer amplifier.
- 8. The apparatus according to claim 6, wherein the switching circuit comprises an analog buffer amplifier in series with an analog switch coupling the analog output to the wirebond pad, and wherein the analog output is switched by the analog switch.
- 9. The apparatus according to claim 6, wherein the switching circuit comprises an analog switch coupling the analog output to the wirebond pad, and wherein the analog output is switched by the analog switch.
- 10. The apparatus according to claim 6, wherein the switching circuit comprises an analog switch coupling the analog input to the wirebond pad, and wherein the analog input is switched by the analog switch.
- 11. The apparatus according to claim 6, wherein the switching circuit comprises a tristate analog buffer amplifier coupling the analog input to the wirebond pad, and wherein the analog input is switched by tristate control of the tristate analog buffer amplifier.
- 12. The apparatus according to claim 6, wherein the switching circuit comprises a tristate logic gate coupling the digital output to the wirebond pad, and wherein the digital output is switched by tristate control of the tristate logic gate.
- 13. The apparatus according to claim 12, wherein the tristate logic gate comprises an inverter.

Docket No.: CYPR-CD00199 -13- PATENT

1	14.	The apparatus accor	ding to claim 12, whe	erein the tristate logic gate			
2	comp	comprises a buffer.					
3		•					
4	15.	The apparatus accord	ing to claim 6, wherein th	e switching circuit comprises			
5	a mu	a multiple input logic gate coupling the digital output to the wirebond pad, and					
6	wher	wherein the digital output is switched by an input to the multiple input logic gate					
7							
8							
9	16.	The apparatus accord	ling to claim 15, whereir	the multiple input logic gate			
10	comp	comprises a NAND gate.					
11							
12	17.	The apparatus accord	ing to claim 6, wherein th	ne switching circuit comprises			
13.5	a tris	a tristate logic gate coupling the digital input to the wirebond pad, and wherein the					
14 ¹⁰ 1511	digita	digital input is switched by tristate control of the tristate logic gate.					
15.4							
16	18.	The apparatus accor	ding to claim 17, whe	erein the tristate logic gate			
17 =	comp	comprises an inverter.					
18 🚅							
1914	19.	The apparatus accor	ding to claim 17, who	erein the tristate logic gate			
20	comp	comprises a buffer.					
21 🚣							
22	20.	The apparatus accord	ing to claim 6, wherein th	ne switching circuit comprises			
23	a mu	a multiple input logic gate coupling the digital output to the wirebond pad, and					
24	wher	wherein the digital input is switched by an input to the multiple input logic gate.					
25							
26							
27	21.	The apparatus accord	ling to claim 20, whereir	the multiple input logic gate			
28	comp	orises a NAND gate.					
29							
30							
	Docke	et No.: CYPR-CD00199	-14-	PATENT			

3

22. The apparatus according to claim 6, wherein the switching circuit comprises an isolation resistor isolating the wirebond pad from one of a digital input, an analog input and analog output.

Docket No.: CYPR-CD00199